

# Hadley15" Schematics Document

## Haswell ULT

**2013-05-15**

**REV : SC**

[www.aitech1.ru](http://www.aitech1.ru)

*DY : None Installed*  
*UMA: UMA only installed*  
*OPS: Optimus solution installed.*  
*eDP: Support eDP Panel installed.*  
*LVDS: Support LVDS Panel installed.*

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Hadley 15"**

Rev  
**X02**

Date: Wednesday, May 15, 2013


Sheet 1 of 101

# Hadly15 Block Diagram

Project code : 91.47L01.001

PCB P/N : 12311-SA


Revision : SA



(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Hadley 15"

Rev


X02

Date: Wednesday, May 15, 2013



Sheet 3 of 101

SSID = CPU


[24,42,44,46] H\_PROCHOT# <<>>  
Layout Note:  
Impedance control:50 ohm




Layout Note:  
Design Guideline:  
SM\_RCOMP keep routing length less than 500 mils.




Layout Note:  
Place close to DIMM






Hadley15 DIS LVDS

SSID = CPU



www.aitech1.ru



PHYSICAL DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX_ENABLED BIT IN DEBUG_INTERFACE MSR
	1 : DISABLED


DISPLAY_PORT_PRESENCE_STRAP	
CFG[4]	0 : ENABLED AN_EXTERNAL_DISPLAY_PORT_DEVICE_IS_CONNECTED_TO_THE_EMBEDDED_DISPLAY_PORT
	1 : DISABLED NO_PHYSICAL_DISPLAY_PORT_ATTACHED_TO_EMBEDDED_DISPLAY_PORT

Hadley15 DIS LVDS








Title		CPU (RESERVED)	
Size	Document Number	Date	Rev
A3		Wednesday, May 15, 2013	X02
Hadley 15"		Sheet 6	of 101

# SSID = CPU



## Layout Note:

1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Lwngh match<25mil



Hadley15 DIS LVDS




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VCC CORE)		
Size	Document Number	Hadley 15"			Rev
A3					X02
Date:	Wednesday, May 15, 2013	Sheet	7	of	101

SSID = CPU


HDMI



www.aitech1.ru



SSID = CPU




- Layout Note:**
1. Place close to CPU
  2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
  3. Lwnngth match<25mil

Hadley15 DIS LVDS


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>CPU (VSS)</b>			
Size: A3	Document Number:	Rev: X02	
Date: Wednesday, May 15, 2013	Sheet: 9	of	101

SSID = CPU





www.aitech1.ru


**SSID = CPU**




**SSID = MEMORY**




**Note:**  
SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30




**Layout Note:**  
Place these caps  
close to VREF\_CA




**Layout Note:**  
Place these caps  
close to VREF\_DQ





**Layout Note:**  
All VREF traces should have width=20mil; spacing=20 mil




close to dimm



**Layout Note:**  
Place these Caps near SO-DIMM.



**Layout Note:**  
Place Close SO-DIMMA.




Hadley15 DIS LVDS




Title			
<b>DDR3L-SODIMM1</b>			
Size	Document Number	Rev	
Custom	<b>Hadley 15"</b>	<b>X02</b>	
Date:	Wednesday, May 15, 2013	Sheet	12 of 101

## SSID = MEMORY



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

M1&M3

Size

A3

Document Number

Hadley 15"

Date: 

Wednesday, May 15, 2013

Rev

X02


Sheet

14

 of 

101

SSID = CPU



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU ( EDP SIDE BAND/GPIO/DDI )**


Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Wednesday, May 15, 2013 Sheet 15 of 101

SSID = CPU

PCIE Table


Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5 (4lane)	GPU	
6 (4lane)	N/A	SATA0~3




- Layout Note:
1. PCIE\_RCOMP/ PCIE\_IREF trace width=12~15mil
  2. Isolation Spacing: 12mil
  3. Total trace length<500mil

USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A




- Layout Note:
1. USB\_COMP using 50 ohm single-ended impedance
  2. Isolation Spacing :15mil
  3. Total trace length<500mil









**SSID = CPU**



**SSID = CPU**



**Layout Note:**  
4mil trace at break-out and 3  
12-15mil trace with <0.2 ohms  
and length total <= 500mils.



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **CPU (RTC/SATA/HDA/JTAG)**

Size

Document Number


**Hadley 15"**

ev




Date: Wednesday, May 15, 2013

Sheet 19 of 101

**SSID = CPU**





**GPIO[47:44]=[1,1,1,1] for SODIMM configuration**




**BIOS strap pin:**

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1




**Layout Note:**

- 1.Referenced "continuous" VSS plane only.
- 2.Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



**PCH strap pin:**



The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	<p>High = Enable "Top-Block swap" mode (Default)</p> <p>★ Low = Disable "Top-Block swap" mode</p>




The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	<p>★ Low = Disable Intel ME Crypto TLS</p> <p>High = Enable Intel ME Crypto TLS</p>

The internal pull-down is disabled after RSMRST# deasserts.

Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (GPIO)**

**Hadley 15"**

Size  
A

Document Number	
-----------------	--

Date: Wednesday, May 15, 2013


Sheet 20

Rev  
**X02**

**SSID = CPU**



SSID = CPU



Hadley15 DIS LVDS



**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **RSVD**

Size A3 Document Number **Hadley 15"** Rev **X02**

Date: Wednesday, May 15, 2013 Sheet 22 of 101

SSID = CPU



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (VSS)**

Size  
A3

Document Number





**Hadley 15"**

Rev  
**X02**

Date: Wednesday, May 15, 2013

Sheet 23 of 101


**Layout Note:**  
Need very close






SSID = Flash.ROM

### SPI Flash ROM(8M) for PCH



Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	o	o
72.25647.00A	o	o


### Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NPCE985x/ NPCE995x board design reference guide"

www.aitech1.ru

SSID = RBATT





Hadley15 DIS LVDS










**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Flash/RTC	
Size	Document Number	Rev		X02
A3	Hadley 15"			
Date:	Wednesday, May 15, 2013	Sheet	25	of 101

**SSID = Thermal**




SSID = AUDIO



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Reserved**




Size	Document Number	Rev
A3	<b>Hadley 15"</b>	<b>X02</b>

Date: Wednesday, May 15, 2013	Sheet 28 of 101
-------------------------------	-----------------

SSID = AUDIO



CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-



Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.









Title  
**Speaker/HPMIC CONN**

Size A3 Document Number  
**Hadley 15"**

Date: Wednesday, May 15, 2013 Sheet 29 of 101

Rev  
**X02**

SSID = LOM




www.aitech.ru

0110 add CAP  
need close to chip

Pin12 Pull VCC33 (3D3V\_S0)  
Supported RTD3

[24] LAN\_WAKE# <<<

[18] CLK\_PCIE\_LAN\_REQ#4 <<<



Hadley15 DIS LVDS




**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LOM(RTL8411B)**

Size: A3	Document Number: <b>Hadley 15"</b>	Rev: <b>X02</b>
Date: Wednesday, May 15, 2013	Sheet: 30	of 101


SSID = LOM

## GIGA LAN TransFormer



Layout:  
Place near RJ45

AFTP3107	1	MDO0-
AFTP3102	1	MDO0+
AFTP3101	1	MDO1+
AFTP3103	1	MDO2+
AFTP3104	1	MDO2-
AFTP3106	1	MDO1-
AFTP3105	1	MDO3+
AFTP3108	1	MDO3-




Hadley15 DIS LVDS

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title



***Reserved***

Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---------------------------------------------	-------------------



Date: <b>Wednesday, May 15, 2013</b>	Sheet <b>32</b> of <b>101</b>
--------------------------------------	-------------------------------



SSID = SDIO



Reserve EMI Cap, 0107 CLK Cap DY



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Card Reader CONN**

Size

Document Number

**Hadley 15"**


Rev

**X02**


Date: Wednesday, May 15, 2013

Sheet 33 of 101


**SSID = USB**






## X02 stuff TR3403



83.01065.0AJ





**X02 stuff TR3412**



83.01065.0AJ

SSID = USB



USB Power SW (U3504)


Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD

Hadley15 DIS LVDS




SSID = Reset.Suspend

## Power Good



## ROSA Run Power



Hadley15 DIS LVDS

SSID = Reset.Suspend

**Layout Note:**


Place Close SO-DIMMA.

**SA\_DIMM\_VREFDQ**  
**SODIMM1**

M\_VREF\_CA\_DIMMA

**SB\_DIMM\_VREFDQ**  
**SODIMM2**

M\_VREF\_CA\_DIMMB



**Close to DIMM**  
**S3 Power Reduction Circuit PM\_DRAM\_PWRGD**

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**S3 Power Reduction**

Size  
A3

Document Number

**Hadley 15"**


Rev

**X02**

Date: Wednesday, May 15, 2013

Sheet 37 of 101

SSID = Reset.Suspend



www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DSW**

Size  
A3

Document Number

**Hadley 15"**

Rev


**X02**

Date: Wednesday, May 15, 2013

Sheet 38 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***


Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---------------------------------------------	-------------------

Date: <b>Wednesday, May 15, 2013</b>	Sheet <b>39</b> of <b>101</b>
--------------------------------------	-------------------------------

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

Size	Document Number	Rev
A3	<i><b>Hadley 15"</b></i>	<b>X02</b>


Date: Wednesday, May 15, 2013	Sheet 40 of 101
-------------------------------	-----------------



(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"

Rev  
X02

Date: Wednesday, May 15, 2013

Sheet 41 of 101


```
SSID = PWR.Support
```

0103 Add EC4203

ndde close to EL4202

**Layout Note:**

PSID Layout width > 25mil



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

**DCIN**

Size  
A3

Document Number
-----------------


**Hadley 15"**

Rev  
**X02**


Date: Wednesday, May 15, 2013

Sheet 42 of 101

SSID = PWR.Support



0109 DY PD4301~4303



Layout Note:

Place near Battery CONN

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>BATT CONN</b>		
Size	Document Number	Rev			
A3	<b>Hadley 15"</b>	<b>X02</b>			
Date:	Wednesday, May 15, 2013	Sheet	43	of	101

SSID = Charger

KBC FOR DT MODE  
CHECK EE PULL HIGH

DIS\_DTM:  
H= cell is plus to GND. (reset charger ic)  
L=normal

Follow customer circuits

CHECK EE

BATTERY MON

CHECK EE  
follow customer circuits.

www.aitech1.ru

Close PR4443

CHECK PM BATTERY TYPE  
CHECK CELL for DT mode


CHECK PM ADAPTER TYPE  
And setting adapter type

(AD\_IA\_HW)


ADAPTER TYPE	AD_IA_HW	AD_IA_HW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329V
45W	L	H	0.659648V

Hadley15 DIS LVDS

SSID = PWR.Plane.Regulator\_5v3p3v



[36] 3V\_5V\_EN >>>



Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Do Not Stuff

Design Current=3.34A  
5.28A<OCP<5.72AA

68.3R310.20A  
2nd = 68.3R31B.10U

www.aitech1.ru

Design Current=8.48A  
13.33A<OCP<15.76A

Close to VFB Pin (pin5)

[17] 3V\_5V\_POK <<<

X01 change PR4120 to 9.76K to solve 5V  
voltage fall issue while on heavy loading




Close to VFB Pin (pin2)

Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taichung Hsien 221, Taiwan, R.O.C.

File: 3V/5V TPS51225  
Size: Custom Document Number  
Customer: Hadley 15"  
Date: Wednesday, May 15, 2013 Sheet 45 of 101

SSID = CPU.Regulator



		28W	15W
Fsw	PR4604	392K	1M
Fsw	PR4607	75K	150K
OCP	PR4609	150K	75K
IMON	PR4610	680K	422K
Load line	PR4620	2.8K	3K

Hadley15 DIS LVDS

**DELL**  
Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title  
**TPS51622 CPUCORE(1/2)**

Size A3  
Document Number  
**Hadley 15"**

Date: Wednesday, May 15, 2013  
Sheet 46 of 101

Rev  
**X02**


# SSID = CPU.Regulator



28W CPU need stuff PC4743, PC4728, PC4739, PC4724, PC4735, PC4738

Hadley15 DIS LVDS

SSID = PWR.Plane.Regulator\_1p05v



TRIP	OCL(A)
GND	8A
5V	12A

Reserve PR4821 for OCP setting

Pin19 direct connect to thermal pad

REFIN Voltage (V)	Output Voltage (V)
GND	1.05V
FLOAT	1.2V
Resistor Divider	Adjustable between 0.6V to 2.0V

I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L  
Inductor:CHIP CHOK 1.0UH ETQP3W1R0WFN / Panasonic/ 6.9mOhm / Isat =13Arms/ 68.1R01D.20H  
O/P cap:CHIP CAP C 22U 6.3V M0805 X5R /78.22610.51L

Hadley15 DIS LVDS


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51363 1D05V**

Size A3	Document Number	Rev
	<b>Hadley 15"</b>	<b>X02</b>
Date: Wednesday, May 15, 2013	Sheet 48 of 101	



# SSID = PWR.Plane.Regulator 1p35v0p675v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

## MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
 Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q  
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
 H/S: SIR172ADP-T1-GE3 / 8.5mohm/10.5mOhm@4.5Vgs/ 84.00172.A37  
 L/S: SIR12DP-T1-GE3 / 4.4mohm/6mOhm@4.5Vgs/ 84.SRA12.037

Hadley15 DIS LVDS

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title  
**TPS51216 +1.35V SUS**


Size A3  
 Document Number  
**Hadley15"**

Date: Wednesday, May 19, 2013  
 Sheet 49 of 101

Rev  
**X02**

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)TPS51312 1D8V

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Wednesday, May 15, 2013

Sheet 50 of 101

SSID = PWR.Plane.Regulator\_1p5v

## TLV70215DBVR for 1D5V\_S0



Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RT9198-15PU5R 1D5V**

Size  
A3

Document Number


**Hadley 15"**

Rev  
**X02**


Date: Wednesday, May 15, 2013

Sheet 51 of 101


# SSID = VIDEO




LVDS / EDP Colay Page 53  
PL Page 53.




Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK#_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD




## eDP/ LVDS select circuit




## INVERTER POWER




## X02 change CAM1 connector




## Camera Power



## CAMERA




## LCDVDD




## Touch panel

### X02 remove TPNL1



### 0307 modify



Layout Note:  
Trace width = 80mil

Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


LCD Connector			
File	Document Number	Rev	X02
Size	Custom	Hadley 15"	
Date: Wednesday, May 15, 2013	Sheet 52	of	101

SSID = VIDEO





### LVDS & EDP Colay

### Layout Note:

Place near U5301






### Brightness



www.aitech1.ru

X02 change to 4P2R



Operation Mode Table

PIN48		PIN47	
		0	1
	0	X	EP Mode
	1	ROM	EEPOM

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,  
Taipai Hsien 221, Taiwan, R.O.C.






File: **LVDS Switch**

Size: Custom Document Number: **Hadley 15"**

Date: Wednesday, May 15, 2013 Sheet 53 of 101

Rev: **X02**

SSID = VIDEO



Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI Repeater/Connector		
Size	Document Number	Rev
A3		X02
Date: Wednesday, May 15, 2013		
Sheet 54 of 101		

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: **Wednesday, May 15, 2013**

Rev  
**X02**

**Reserved**

Sheet 55 of 101

SSID = SATA




Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14


DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)

Hadley15 DIS LVDS



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title

***Reserved***

Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---------------------------------------------	-------------------


Date: <b>Wednesday, May 15, 2013</b>	Sheet <b>57</b> of <b>101</b>
--------------------------------------	-------------------------------

**SSID = Wireless**



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*


Size A3	Document Number <b>Hadley 15"</b>	Rev <b>X02</b>
------------	--------------------------------------	-------------------

Date: Wednesday, May 15, 2013	Sheet 59 of 101
-------------------------------	-----------------

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: **Wednesday, May 15, 2013**


**Reserved**

Rev  
**X02**



Sheet 60 of 101

SSID = User.Interface


### Battery LED1(Amber\_LED) LOW acted from KBC GPIO





### Power & Battery LED2(White\_LED) LOW acted from KBC GPIO





### SATA HDD LED



### PWRBTN CONN



### LED board CONN




Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File  
**LED Bar/Power Button**  
Size A3 Document Number  
**Hadley 15"** Rev  
**X02**  
Date: Wednesday, May 15, 2013 Sheet 61 of 101



**SSID = KBC**

## Internal Keyboard Connector




## CAP LED Control


### LOW actived from KBC GPIO



```
SSID = Touch.Pad
```



SSID = User.Interface



Hadley15 DIS LVDS




Title				
<b><i>IO Board Connector</i></b>				
Size A3	Document Number <b><i>Hadley 15"</i></b>			Rev <b><i>X02</i></b>
Date: Wednesday, May 15, 2013		Sheet 63	of	101

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Wednesday, May 15, 2013

Sheet 64 of 101



## A

[www.aitech1.ru](http://www.aitech1.ru)

Sheet 65 of 101

www.aitech1.ru


(Blanking)

Hadley15 DIS LVDS

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Hadley 15"</b>		Rev <b>X02</b>
Date: Wednesday, May 15, 2013		Sheet 66	of 101

```
SSID = User.Interface
```

## Free Fall Sensor



**Note:**

- | - no via, trace, under the sensor (keep out area around 2mm)
- | - stay away from the screw hole or metal shield soldering joints
- | - design PCB pad based on our sensor LGA pad size (add 0.1mm)
- | - solder stencil opening to 90% of the PCB pad size
- | - mount the sensor near the center of mass of the NB as possible as you can

**Note:**

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**FFS**Size  
A3

Document Number
-----------------

**Hadley 15"**

Rev


**X02**

Date: Wednesday, May 15, 2013

Sheet 67 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Wednesday, May 15, 2013

Sheet 68 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**


Size A3	Document Number <b>Hadley 15"</b>	Rev <b>X02</b>
------------	--------------------------------------	-------------------

Date: Wednesday, May 15, 2013	Sheet 69 of 101
-------------------------------	-----------------

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***


Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---------------------------------------------	-------------------

Date: <b>Wednesday, May 15, 2013</b>	Sheet <b>70</b> of <b>101</b>
--------------------------------------	-------------------------------

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


***Reserved***

Size A3	Document Number <i><b>Hadley 15"</b></i>	Rev <b>X02</b>
------------	---------------------------------------------	-------------------

Date: <b>Wednesday, May 15, 2013</b>	Sheet <b>1</b> of <b>101</b>
--------------------------------------	------------------------------

www.aitech1.ru  
(Blanking)

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


***Reserved***


Size	Document Number	Rev
A3	<i><b>Hadley 15"</b></i>	<b>X02</b>

Date: Wednesday, May 15, 2013	Sheet 72 of 101
-------------------------------	-----------------







**SSID = VIDEO**




Hadley15 DIS LVDS		 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichiti, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>GPU PCIE/STRAPPING(1/5)</b> <b>Hadley 15"</b>	
Size	Document Number	Rev	
Custom			<b>X02</b>
Date:	Wednesday, May 15, 2013	Sheet	73 of 101

SSID = VIDEO





Hadley15 DIS LVDS



SSID = VIDEO




SSID = VIDEO



**SSID = VIDEO**




## Frame Buffer Partition A-Lower Half




www.aitech1.ru

## Normal(MF=0)



## Mirrored(MF=1)




Hadley15 DIS LVDS

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.


GPU-VRAM1,2 (1/4)  
Hadley 15"  
Date: Wednesday, May 15, 2013 Sheet 78 of 101



SSID = VIDEO





### Frame Buffer Partition A-Upper Half







### FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



www.aitech1.ru




Hadley15 DIS LVDS




Title			
<b>GPU-VRAM3,4 (2/4)</b>			
Size Custom	Document Number		Rev
	<b>Hadley 15"</b>		<b>X02</b>
Date:	Wednesday, May 15, 2013		Sheet 79 of 101

SSID = VIDEO





### Frame Buffer Partition B-Lower Half




#### FBVREF Termination

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low




### Normal(MF=0)



www.aitech1.ru


### Mirrored(MF=1)




Hadley15 DIS LVDS



**SSID = VIDEO**




Normal(MF=0)




### FBVREF Termination





Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Mirrored(MF=1)



www.aitech1.ru



Hadley15 DIS LVDS



Title			
<b>GPU-VRAM7,8 (4/4)</b>			
Size	Document Number	Rev	
Custom	<b>Hadley 15"</b>	<b>X02</b>	
Date:	Wednesday, May 15, 2013	Sheet 81 of	101

EN

3DSV\_VGA\_S0

PR8263 1 2 Do Not Suffer PWR\_VGA\_CORE\_EN

PC8238


PR8265

[15.63] DGPU\_PWR\_EN >>>

12K R2F-L-GP

0307 DY PR8263, POP PR8265  
and change resistor value from 0 ohm to 12K


The schematic diagram illustrates the PSI circuit. It features a 3D3V\_VGA\_50 input line. A network of components follows, including capacitors PR8257, PR8258 (10KR2J-3-GP), and PR8259, along with a resistor PC8214. The output is labeled [76] VGA\_CORE\_PSI. Annotations include 'Do Not Stuff' for PR8257, PR8259, and PC8214, and 'OPS' for PR8258 and the output line. There are also labels 'DY' and 'Do Not Stuff' near the output node.



VGA type	Config	Design Current	EDP-peak	OCp	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14P-LP	B	25A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GE	B	27A	40A	44A<OCp<52A	20K	20K	2K	18K	0	2.7nF
N14P-GS	B	38A	60A	66A<OCp<78A	20K	20K	2K	18K	0	2.7nF
N14P-GT	B	45A	75A	82.5A<OCp<97.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV	B	24A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV2	B	32A	55A	60.5A<OCp<71.5A	20K	20K	2K	18K	0	2.7nF
N14M-GS	B	26A	45A	49.5A<OCp<58.5A	20K	20K	2K	18K	0	2.7nF
N14M-LP	B	22A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14M-GL	C	24.33A	35.42A	38.96A<OCp<46.04A	39K	30K	3K	24K	3K	1.8nF
N14M-GE	C	35A	40.89A	44.98A<OCp<53.16A	39K	30K	3K	24K	3K	1.8nF
N14E-GTX	A	95A	125A	137.5A<OCp<162.5A	39K	39K	1.5K	30K	1.5K	1.5nF
N14E-GS	B	65.16A	87.87A	96.66A<OCp<114.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE-B	B	65.37A	98.6A	108.5A<OCp<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE	B	65.37A	98.6A	108.5A<OCp<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GL	B	46.35A	71.83A	79.01A<OCp<93.98A	20K	20K	2K	18K	0	2.7nF

Table 1. PWM-VID Spec and Component Values

PWM-VID Spec		Config A	Config B	Config C
Vmin	V	0.6	0.6	0.65
Vmax	V	1.2	1.2	1.15
Vboot	V	0.875	0.9	0.9
Voltage Step Vstep	mV	6.25	6.25	25
Number of Voltage Levels N	level	96	96	20
PWM Frequency $F_{PWM}$	MHz	1.125	1.125	0.676
PWM Minimum Pulse Width $T_{PWH1}$	ns	9.26	9.26	74
VID Transient Time T	us	<100	<100	<100
Component Value				
R1 (1%)	K $\Omega$	39	20	39
R2 (1%)	K $\Omega$	39	20	30
R3 (1%)	K $\Omega$	1.5	2	3
R4 (1%)	K $\Omega$	30	18	24
R5 (1%)	K $\Omega$	1.5	0	3
C	nF	1.5	2.7	1.8




I/P cap: 10U 25V K0805 X5R/ 78.10622.51L  
Inductor: CHIP 1ND 0.22UH M PCMC0637-R22MN/ 2.8mohm/ Isat =40A rms /68  
O/P cap: CHIP CAP POL 330U 25V 6.3\*4.5 2.3Arms Matsuti/77.53371.18L  
H/S: S1R142DP-T1-GE3 / 6.8mohm/8.5mohm44.5Vgs/ 84.A14DP.037  
L/S: S1R142DP-T1-GE3 / 4.4mohm/6mohm44.5Vgs/ 84.SR12L.037



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: **Wednesday, May 15, 2013**

**Reserved**


Rev  
**X02**

Sheet 84 of 101

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3



Document Number  
Hadley 15"

Date: Wednesday, May 15, 2013




Rev  
X02

Sheet 85 of 101


SSID = User.Interface



0116 Add RF CAP




0117 Add EMC CAP



Hadley15 DIS LVDS

(Blanking)  
www.altech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"


Date: Wednesday, May 15, 2013

Rev  
X02

Sheet 87 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: **Wednesday, May 15, 2013**


Rev  
**X02**

Sheet 88 of 101



(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size  
A3

Document Number  
**Hadley 15"**


Rev  
**X02**

Date: Wednesday, May 15, 2013

Sheet 89 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A3

Document Number

**Hadley 15"**

Rev

**X02**


Date: Wednesday, May 15, 2013

Sheet 90 of 101

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Hadley 15"**

Date: **Wednesday, May 15, 2013**

Reserved


Rev  
**X02**

Sheet 91 of 101

(Blanking)

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"


Date: Wednesday, May 15, 2013

Rev  
X02

Sheet 92 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Hadley 15"


Date: Wednesday, May 15, 2013

Rev  
X02

Sheet 93 of 101

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


***Reserved***

Size	Document Number	Rev
A3	<i><b>Hadley 15"</b></i>	<b>X02</b>

Date:	Wednesday, May 15, 2013	Sheet	94	of	101
-------	-------------------------	-------	----	----	-----

(Blanking)  
www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Reserved*

Size

Document Number

Rev







*Hadley 15"*

*X02*

Date: Wednesday, May 15, 2013Sheet 95 of 101

SSID = XDP

### CPU XDP



www.aitech1.ru

Hadley15 DIS LVDS



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU XDP**

Size  
A3

Document Number

**Hadley 15"**

Rev

**X02**

Date: Wednesday, May 15, 2013

Sheet 96 of 101



PCH Strapping

Name	Schematics	Notes

Processor Strapping

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
aitech1.ru			

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1 (WLAN)
LANE4	X
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	
3	
4	
5	

USB Table

Pair	Device
0	USB port 1, with Power Share
1	USB 2.0 HDMI
2	USB port2 (usb redriver)
3	X
4	Touch Panel
5	Card Reader
6	BLUETOOTH
7	CAMERA

SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses	CHIEF RIVER ORB	
	Address	Bus
Device EC SMBus 1 Battery 0 CHARGER FS8122(HDMI Switch) (Bottom Dock) USB3.0 redriver FS8710 (Bottom Dock)	0x16 0x12 0x9E 0x40	BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 Battery 1 PCH Discrete VGA Thermal FS8321 HDMI level shifter NCT7718W	0x16 0x96 & 0x94 0x9C or 0x9E 0x96 & 0x97 0x98 or 0x99	SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
EC SMBus 3 NCT5605Y-0 NCT5605Y-1	0x30 0x32	SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA
PCH SMBus SO-DIMMA SO-DIMMB Intel LAN 82579 G-Sensor MINI WLAN INTEL LAN82579		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Hadley15 DIS LVDS

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content


Size A3 Document Number Hadley 15" Rev X02

Date: Wednesday, May 15, 2013

Sheet 97 of 101

www.aitech1.ru

Hadley15 DIS LVDS



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Change History**

Size	Document Number	Rev
	<b>Hadley 15"</b>	<b>X02</b>


Date: Wednesday, May 15, 2013

Sheet 98 of 101

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved




(DC mode)

Red printings:KBC GPIO involved




www.aitech.ru


# Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM



## PCH SMBus Block Diagram



## KBC SMBus Block Diagram



www.aitech1.ru

Hadley15 DIS LVDS